## feATURES

- Wide Range 1.8 V to 5.25 V Supply
- Frequency Range: 40 MHz to 500 MHz
- -4dB to 59dB Variable Power Gain
- THD < 0.12\% (-58dBC)
at $800 \mathrm{~m} \mathrm{~V}_{\text {p-p }}$ Differential Output Level
- 8.8 MHz I/Q Lowpass Output Noise Filters
- IF Overload Detector
- Baseband I/Q Amplitude Imbalance: 0.2 dB
- Baseband I/Q Phase Imbalance: $0.6^{\circ}$
- 6.8dB Noise Figure at Max Gain
- Input IP3 at Low Gain: -0.5dBm
- Low Supply Current: 27 mA
- Low Delay Shift Over Gain Control Range: 2ps/dB
- Outputs Biased Up While in Standby
- 16-Lead QFN 4mm x 4mm Package with Exposed Pad


## APPLICATIONS

- IEEE802.11
- High Speed Wireless LAN
- Wireless Local Loop


## DESCRIPTIOn

The $\mathrm{LT}^{\oplus} 5506$ is a 40 MHz to 500 MHz monolithic integrated quadrature demodulatorwith variable gain amplifier (VGA), designed for low voltage operation. It supports standards that use a linear modulation format. The chip consists of a VGA, quadrature down-converting mixers and lowpass noise filters. The LO port consists of a divide-by-two stage and LO buffers. The IC provides all building blocks for IF down-conversion to land Q baseband signals with a single supply voltage of 1.8 V to 5.25 V . The VGA gain has a linear-in-dB relationship to the control input voltage. Hard-clipping amplifiers at the mixer outputs reduce the recovery time from a signal overload condition. The lowpass filters reduce the out-of-band noise and spurious frequency components. The cut-off frequency of the noise filters is approximately 8.8 MHz . The external $2 x L 0$ frequency is required to be twice the IF input frequency for the mixers. The standby mode provides reduced supply current and fast transient response into the normal operating mode when the I/Q outputs are AC-coupled to a baseband chip.
$\boldsymbol{\mathcal { Y }}$, LTC and LT are registered trademarks of Linear Technology Corporation.

## TYPICAL APPLICATION

Total Harmonic Distortion vs IF Input Level at 1.8V Supply


5506 TA01b

## ABSOLUTE MAXIMUM RATINGS

(Note 1)
Supply Voltage ..................................................... 5.5V
Differential Voltage Between $2 \times \mathrm{LO}^{+}$and $2 \times \mathrm{LO}^{-}$.......... 4 V
$\mathrm{IF}^{+}$, $\mathrm{IF}^{-}$ $\qquad$ -500 mV to 500 mV
$I_{\text {OUT }}{ }^{+}, I_{\text {OUT }}{ }^{-}$, Q $_{\text {OUT }}{ }^{+}$, Q $_{\text {OUT }}{ }^{-}$.................. $V_{\text {CC }}-1.8 \mathrm{~V}$ to $\mathrm{V}_{\text {CC }}$
Operating Ambient Temperature
(Note 2) $\qquad$ $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
Storage Temperature Range .................. $-65^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ Voltage on Any Pin
Not to Exceed $\qquad$ -500 mV to $\mathrm{V}_{\text {CC }}+500 \mathrm{mV}$

PACKAGE/ORDER INFORMATION


Consult LTC Marketing for parts specified with wider operating temperature ranges.

## ELECTRICAL CHARACTERISTICS $V_{C C}=3 V . f_{2 \times L 0}=570 \mathrm{MHz}, \mathrm{P}_{2 \times L 0}=-5 \mathrm{dBm}$ (Note 5$), \mathrm{f}_{\mathrm{IF}}=284 \mathrm{MHz}$,

$P_{\text {IF }}=-30 d B m$, I and $Q$ outputs $800 \mathrm{~m} V_{P-p}$ into $4 \mathrm{k} \Omega$ differential load, $T_{A}=25^{\circ} \mathrm{C}, E N=V_{C C}, S T B Y=V_{C C}$, unless otherwise noted. (Note 3)

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IF Input |  |  |  |  |  |  |
| $\mathrm{f}_{\text {IF }}$ | Frequency Range |  | 40 to 500 |  |  | MHz |
|  | Nominal Input Level | RSOURCE $=200 \Omega$ Differential | -79 to -22 |  |  | dBm |
|  | Input Impedance | $\begin{aligned} & \mathrm{IF}^{+}, \mathrm{IF}^{-} \text {to } \mathrm{GND}, \mathrm{EN}=\mathrm{V}_{\mathrm{CC}} \\ & \mathrm{IF}^{+}, \mathrm{IF}^{-} \text {to GND, EN }=\text { GND } \end{aligned}$ | $\begin{gathered} 100 \Omega / / 1.2 \mathrm{pF} \\ 1 \mathrm{pF} \end{gathered}$ |  |  |  |
| NF | Noise Figure at Max Gain | $\mathrm{V}_{\text {CTRL }}=1.7 \mathrm{~V}$ | 6.8 |  |  | dB |
| $\mathrm{G}_{\mathrm{L}}$ | Min Gain (Note 4) | $\mathrm{V}_{\text {CTRL }}=0.2 \mathrm{~V}$ |  | 0.9 | 8 | dB |
| $\mathrm{G}_{\mathrm{H}}$ | Max Gain (Note 4) | $\mathrm{V}_{\text {CTRL }}=1.7 \mathrm{~V}$ | 50 | 59 |  | dB |
| IIP3 | Input IP3, Min Gain | $\mathrm{P}_{\text {IF }}=-22.5 \mathrm{dBm}$ (Note 7) | -0.5 |  |  | dBm |
|  | Input IP3, Max Gain | $\mathrm{P}_{\text {IF }}=-75 \mathrm{dBm}$ (Note 7) | -49 |  |  | dBm |
| IIP2 | Input IP2, Max Gain | $\mathrm{V}_{\text {CTRL }}=1.7 \mathrm{~V}$ | -8 |  |  | dBm |
| Demodulator I/Q Output |  |  |  |  |  |  |
|  | Nominal Voltage Swing | (Note 6) | 0.8 |  |  | $\mathrm{V}_{\text {P-P }}$ |
|  | Clipping Level | (Note 6) | 1.25 |  |  | $V_{\text {P-P }}$ |
|  | DC Common Mode Voltage |  | $\mathrm{V}_{\text {CC }}-1.19$ |  |  | V |
|  | I/Q Amplitude Imbalance | (Note 8) |  | 0.2 | 0.5 | dB |
|  | I/Q Phase Imbalance | (Note 8) |  | 0.6 | 3 | Deg |
|  | DC Offset | (Notes 6, 8) |  | 28 |  | mV |
|  | Output Driving Capability | Single Ended, $\mathrm{C}_{\text {LOAD }} \leq 10 \mathrm{pF}$ | 2 | 1.5 |  | k $\Omega$ |
|  | STBY to Turn-On Delay |  |  | 0.3 |  | $\mu \mathrm{S}$ |
|  | I/Q Output 1dB Compression |  |  | -11.5 |  | dBm |
|  | I/Q Output IM3 | $\mathrm{P}_{\mathrm{IF}, 1}=-25.5 \mathrm{dBm}, 280 \mathrm{MHz}$ <br> $\mathrm{P}_{\mathrm{IF}, 2}=-25.5 \mathrm{dBm}, 280.1 \mathrm{MHz}$ (Note 7) |  | -50 |  | dBC |

## ELECTRICAL CHARACTERISTICS $v_{c c}=3 \mathrm{~V} . \mathrm{f}_{2 \times 10}=570 \mathrm{MHz}, \mathrm{P}_{2 \times 10}=-5 \mathrm{dBm}$ (Note 5), $\mathrm{f}_{\mathrm{IF}}=284 \mathrm{MHz}$,

 $P_{\text {IF }}=-30 d B m$, I and $Q$ outputs $800 \mathrm{~m} V_{P-p}$ into $4 k \Omega$ differential load, $T_{A}=25^{\circ} \mathrm{C}, E N=V_{C C}, S T B Y=V_{C C}$, unless otherwise noted. (Note 3)| SYMBOL | PARAMETER | CONDITIONS | MIN TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Variable Gain Amplifier (VGA) |  |  |  |  |  |
|  | Gain Slope Linearity Error | $V_{\text {CTRL }}=0 \mathrm{~V}$ to 1.4V | $\pm 0.5$ |  | dB |
|  | Temperature Gain Shift | $\mathrm{T}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}, \mathrm{V}_{\text {CTRL }}=0 \mathrm{~V}$ to 1.4 V | $\pm 0.3$ |  | dB |
|  | Gain Control Response Time | Settled within $10 \%$ of Final Value | 100 |  | ns |
|  | Gain Control Voltage Range |  | 0 to 1.7 |  | V |
|  | Gain Control Slope |  | 43 |  | dB/V |
|  | Gain Control Input Impedance | To Internal 0.2V | 25 |  | $\mathrm{k} \Omega$ |
|  | Delay Shift Over Gain Control | Measured Over 10dB Step | 2 |  | ps/dB |

## Baseband Lowpass Filter

|  | -3 dB Cutoff Frequency |  | 7.2 | 8.8 | 10.4 |
| :--- | :--- | :--- | :---: | :---: | :---: |
|  | Group Delay Ripple |  | MHz |  |  |

## 2xLO Input

| $\mathrm{f}_{2 \times L 0}$ | Frequency Range |  | 80 to 1000 | MHz |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{P}_{2 \times L 0}$ | Input Power | $1: 2$ Transformer with 240 $\Omega$ Shunt Resistor (Note 5) | -20 | -5 |
|  | Input Power | LC Balun (Note 5) | -10 | dBm |
|  | Input Impedance | Differential Between 2xLO+ and 2xLO | dBm |  |
|  | DC Common Mode Voltage |  | $800 \Omega / / 0.4 \mathrm{pF}$ |  |
|  |  | $\mathrm{V}_{\text {CC }}-0.4$ | V |  |

## IF Detector

|  | IF Detector Range | Referred to IF Input | -30 to 8 | dBm |
| :--- | :--- | :--- | :---: | :---: |
|  | Output Voltage Range | For P PF $=-30 \mathrm{dBm}$ to 8dBm | 0.3 to 1.2 | V |
|  | Detector Response Time | With External 1.8pF Load, <br> Settling within 10\% of Final Value | 100 | ns |

## Power Supply

| $V_{\text {CC }}$ | Supply Voltage |  | 1.8 | 5.25 | V |
| :--- | :--- | :--- | :--- | ---: | ---: |
| $I_{\text {CC }}$ | Supply Current | EN = High, STBY = Low or High | 26.5 | 36 | mA |
| $I_{\text {OFF }}$ | Shutdown Current | $E N$, STBY < 350mV | 0.2 | 30 | $\mu \mathrm{~A}$ |
| $I_{\text {ITBY }}$ | Standby Current | $\mathrm{EN}=$ Low; STBY = High | 3.6 | 5.5 | mA |

## Mode

| Enable | Enable Pin Voltage | EN $=$ High | 1 | V |
| :--- | :--- | :--- | :--- | :---: |
| Disable | Enable Pin Voltage | EN = Low |  | 0.5 |
| Standby | Standby Pin Voltage | STBY $=$ High | 1 | V |
| No Standby | Standby Pin Voltage | STBY = Low |  | V |

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.
Note 2: Specifications over the $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ temperature range are assured by design, characterization and correlation with statistical process controls.
Note 3: Tests are performed as shown in the configuration of Figure 6. The IF input transformer loss is substracted from the measured values.
Note 4: Power gain is defined here as the I (or Q) output power into a $4 \mathrm{k} \Omega$ differential load, divided by the IF input power in dB . To calculate the voltage gain between the differential I output (or Q output) and the IF input, including ideal matching network, $10 \cdot \log (4 \mathrm{k} \Omega / 50)=19 \mathrm{~dB}$ has to be added to this power gain.

Note 5: If a narrow-band match is used in the 2xLO path instead of a 1:2 transformer with $240 \Omega$ shunt resistor, $2 \times L 0$ input power can be reduced to -10 dBm , without degrading the phase imbalance. See Figure 11 and Figure 6.
Note 6: Differential between $\mathrm{I}_{\mathrm{UUT}^{+}}$and $\mathrm{I}_{\mathrm{OUT}}{ }^{-}$(or differential between $Q_{\text {OUT }}{ }^{+}$and $Q_{\text {OUT }}{ }^{-}$).
Note 7: The gain control voltage $\mathrm{V}_{\text {CTRL }}$ is set in such a way that the differential output voltage between $\mathrm{I}_{\text {OUT }}{ }^{+}$and $\mathrm{I}_{\text {OUT }}{ }^{-}$(or differential between $Q_{\text {OUT }^{+}}$and $Q_{\text {OUT }}{ }^{-}$) is $800 \mathrm{~m} V_{\text {P-p }}$, with the given input power $\mathrm{P}_{\mathrm{IF}}$.
Note 8: The typical parameter is defined as the mean of the absolute values of the data distribution.

## 

(Note 5), $\mathrm{f}_{\mathrm{IF}}=284 \mathrm{MHz}, \mathrm{P}_{\mathrm{IF}}=-30 \mathrm{dBm}$, I and $Q$ outputs $800 \mathrm{~m} \mathrm{~V}_{\mathrm{P}-\mathrm{p}}$ into $4 \mathrm{k} \Omega$ differential load, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{EN}=\mathrm{V}_{\mathrm{CC}}, \mathrm{STBY}=\mathrm{V}_{\mathrm{CC}}$, unless otherwise noted. (Note 3)


5506 G01
Gain and Noise Figure
vs Control Voltage at 1.8 V Supply


## Gain and Noise Figure vs Control Voltage and $V_{\text {CC }}$



Gain and Noise Figure
vs Control Voltage at 3V Supply


Gain Flatness
vs Control Voltage at 1.8 V Supply


Gain and Noise Figure vs IF Frequency


## 

(Note 5), $\mathrm{f}_{\mathrm{IF}}=284 \mathrm{MHz}, \mathrm{P}_{\mathrm{IF}}=-30 \mathrm{dBm}$, I and $Q$ outputs $800 \mathrm{~m} \mathrm{~V}_{\mathrm{P}-\mathrm{p}}$ into $4 \mathrm{k} \Omega$ differential load, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{EN}=\mathrm{V}_{\mathrm{CC}}, \mathrm{STBY}=\mathrm{V}_{\mathrm{CC}}$, unless otherwise noted. (Note 3)

Total Harmonic Distortion vs IF Input Power at 3V Supply and 800 mV P.p Differential Out


Total Harmonic Distortion vs IF Input Power and Supply Voltage


LPF Frequency Response vs Baseband Frequency and Supply Voltage


Total Harmonic Distortion vs IF Input Power and IF Frequency


Total Harmonic Distortion ${ }^{\text {sswawa }}$ vs IF Input Power at 500 mV P-P Differential Out


5506 G11
IF Detector Output Voltage vs IF Input CW Power at 3V Supply


5506 G14

Total Harmonic Distortion vs IF Input Power at 1.8 V Supply and 800 mV V.p Differential Out


LPF Frequency Response ${ }^{5505000}$ vs Baseband Frequency and Temperature


5505 G12
IF Detector Output Voltage vs IF Input CW Power at 1.8V Supply

 (Note 5), $\mathrm{f}_{\mathrm{IF}}=284 \mathrm{MHz}, \mathrm{P}_{\mathrm{IF}}=-30 d B m, I$ and Q outputs $800 \mathrm{mV} \mathrm{V}_{\mathrm{P}-\mathrm{p}}$ into $4 \mathrm{k} \Omega$ differential load, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{EN}=\mathrm{V}_{\mathrm{CC}}, \mathrm{STBY}=\mathrm{V}_{\mathrm{CC}}$, unless otherwise noted. (Note 3)


## PIn functions

GND (Pins 1, 4, 17): Ground. Pins 1 and 4 are connected to each other internally. The Exposed Pad (Pin 17) is not connected internally to Pins 1 and 4 . For chip functionality, the Exposed Pad and either Pin 1 or Pin 4 must be connected to ground. For best RF performance, Pin 1, Pin 4 and the Exposed Pad should be connected to RF ground.
IF ${ }^{+}$, IF- (Pins 2, 3): Differential Inputs for the IF Signal. Each pin must be DC grounded through an external inductor or RF transformer with central ground tap. This path should have a $D C$ resistance lower than $2 \Omega$ to ground.
$V_{\text {cc }}$ (Pins 5 and 8): Power Supply. These pins should be decoupled to ground using 1000 pF and $0.1 \mu \mathrm{~F}$ capacitors.
$V_{\text {ctrl }}$ (Pin 6): VGA Gain Control Input. This pin controls the IF gain and its typical input voltage range is 0.2 V to 1.7 V . It is internally biased via a 25 k resistor to 0.2 V , setting a low gain if the $\mathrm{V}_{\text {CTRL }}$ pin is left floating.
IF DET (Pin 7): IF Detector Output. For strong IF input signals, the DC level at this pin is a function of the IF input signal level.

EN (Pin 9): Enable Input. When the enable pin voltage is higher than 1 V , the IC is completely turned on. When the input voltage is less than 0.5 V , the IC is turned off, except the part of the circuit associated with standby mode.
$2 \times L 0^{-}, 2 \times L 0^{+}$(Pins 10, 11): Differential Inputs for the 2xLO Input. The $2 x$ LO input frequency must be twice that of the IF frequency. The internal bias voltage is $\mathrm{V}_{C C}-0.4 \mathrm{~V}$.
STBY (Pin 12): Standby Input. When the STBY pin is higher than 1 V , the standby mode circuit is turned on to prebias the I/Q buffers. When the STBY pin is less than 0.5 V , the standby mode circuit is turned off.
$\mathrm{a}_{\mathrm{OUT}}{ }^{-}, \mathrm{Q}_{\text {OUT }^{+}}$(Pins 13, 14): Differential Baseband Outputs of the $Q$ Channel. Internally biased at $V_{C C}-1.19 \mathrm{~V}$.
$\mathrm{I}_{\text {OUT }^{-}}, \mathrm{I}_{\text {OUT }}{ }^{+}$(Pins 15, 16): Differential Baseband Outputs of the I Channel. Internally biased at $\mathrm{V}_{\mathrm{Cc}}-1.19 \mathrm{~V}$.

## BLOCK DIAGRAM



## APPLICATIONS INFORMATION

The LT5506 consists of variable gain amplifier (VGA), I/Q demodulator, quadrature LO generator, hard clipping amplifiers (clippers), lowpass filters (LPFs) and bias circuitry.

The IF signal is fed to the inputs of the VGA. The VGA gain is typically set by an external signal in such a way that the amplified IF signal delivered to the I/Q mixers is constant. The IF signal is then converted into I/Q baseband signals using the I/Q down-converting mixers. The quadrature LO signals that drive the mixers are internally generated from the on-chip divide-by-two circuit. The I/Q signals are passed through a pair of hard-clipping amplifiers (clippers), which protect the subsequent lowpass filters from overloading. After externally setting the required gain, these amplifiers should not clip. However, in the event of overload, they reduce the settling time of the (optional) external AC coupling capacitors by preventing asymmetrical charging and discharging effects. The second order baseband lowpass filters remove the out-of-band noise and harmonic content generated by the mixers and the clippers. The I/Q baseband outputs are buffered by output drivers.

## VGA and Input Matching

The VGA has a nominal 60 dB gain control range with a frequency range of 40 MHz to 500 MHz . The inputs of the VGA must have a DC return to ground. This can be done using a transformer with a central tap (on secondary) or an LC matching circuit with a matched impedance at the frequency of interest and near zero impedance at DC. The
differential AC input impedance of the LT5506 is about $200 \Omega$, thus a $1: 4$ (impedance ratio) RF transformer with central tap can be used. In Figure 6, the evaluation board schematic is shown using a $1: 4$ transformer. The measured input sensitivity of this board is about -82.6 dBm for a 10 dB signal-to-noise ratio. In the case of an LC matching circuit, the circuit of Figure 1 can be used. In Table 1 the values are given for a range of IF frequencies. The matching circuit of Figure 1 approaches $180^{\circ}$ phase shift between $\mathrm{IF}^{+}$and $\mathrm{IF}^{-}$in a broad range around its center frequency. However, some amplitude mismatch occurs if the circuit is not tuned to the center frequency. This leads to reduced circuit linearity performance, because one of the inputs carries a higher signal compared to the perfectly balanced case. A 10\% frequency shift from the center frequency results in about a 2 dB gain difference between the IF+ and IF- inputs. This results in a 1.5 dB higher IM3 contribution from the input stage which leads to a 0.75 dB drop in IIP3. Moreover, the IIP2 of the circuit is also reduced which can lead to a higher second order harmonic contribution. The circuit can be driven single ended, but this is not recommended because it leads to a 3dB drop in gain and a considerable increase in IM5 and IM7 components. The single-ended noise figure increases by 4 dB if one IF input is directly grounded and increases by 1.5 dB if one IF input is grounded via a $1 \mu \mathrm{H}$ inductor. An IF input cannot be left open or connected via a resistor to ground because this will disturb the internal biasing, reducing the gain, noise and linearity performance. For optimal performance, it is important to keep the DC impedance to ground

## APPLICATIONS Information



Figure 1. IF Input Matching Network at 280MHz

Table 1. The Component Values of Matching Network L1, L2, L3, C1, C2 and C3.

| $\mathbf{f}_{\mathbf{I F}}(\mathbf{M H z})$ | $\mathbf{L 1}, \mathbf{L 2}(\mathbf{n H})$ | $\mathbf{C 1}, \mathbf{C 2}(\mathbf{p F})$ | $\mathbf{L 3}(\mathbf{n H})$ | $\mathbf{C 3}(\mathbf{p F})$ |
| :---: | :---: | :---: | :---: | :---: |
| 50 | 340 | 34 | 1800 | 820 |
| 100 | 159 | 15.9 | 470 | 220 |
| 150 | 106 | 10.6 | 470 | 220 |
| 200 | 80 | 8.0 | 470 | 220 |
| 250 | 64 | 6.4 | 120 | 56 |
| 300 | 53 | 5.3 | 120 | 56 |
| 350 | 45 | 4.5 | 120 | 56 |
| 400 | 40 | 4.0 | 120 | 56 |
| 450 | 35 | 3.5 | 120 | 56 |
| 500 | 32 | 3.2 | 120 | 56 |

of both IF inputs lower than $2 \Omega$. In the matching network of Figure 1, inductor L3 is used for supplying the DC bias current to the IF+ input. To keep the DC resistance of L3 below $2 \Omega, 120 \mathrm{nH}$ is used. This disturbs the matching network slightly by causing the frequency where the S11 is minimal to be lower than the frequency where the amplitudes of $\mathrm{IF}^{+}$and $\mathrm{IF}^{-}$are equal. To compensate for this, the value of coupling capacitor C 3 is lowered and will contribute some correcting reactance. For low frequencies, it might not be possible to find any practical inductor value for L3 with DC resistance smaller than $2 \Omega$. In that case it is recommended to use a transformer with central tap. The tolerance for the components in Figure 1 can be $10 \%$ for a return loss higher than 16dB and a gain reduction due to mismatch less than 0.3 dB .

It is possible to simplify the input matching circuit and compromise the performance. In Figure 2a, the simplified matching network is given.


Figure 2a. Simplified IF Input Matching Network at 280MHz and Figure 2b. Simplified Circuit Schematic of the IF Inputs

This matching network can deliver equal amplitudes to the IF+ and IF- inputs for a narrow frequency region, but the phase difference between the inputs will not be exactly 180 degrees. In practice, the phase shift will be around 145 degrees, depending on the quality factor of the network. This will result in a reduction in the gain. The higher the chosen quality factor, the closer the phase difference will approach 180 degrees. However, a higher quality factor will reduce bandwidth and create more loss in the matching network. For minimum board space, 0402 components are used. The measured noise figure for maximum gain with this matching network is about 8 dB , and the maximum gain about 57dB. Assuming 0402 inductors with $Q=35$, the insertion loss of this network is about 2.5 dB . The tolerance for the components in Figure 2a can be $10 \%$ for a return loss higher than 10 dB and a gain reduction due to mismatch less than 0.5 dB . The measured input sensitivity for this matching network (see also Figure 11) is about -82.7 dBm for a 10 dB signal-to-noise ratio.

The gain of the VGA is set by the voltage at the $V_{\text {CTRL }}$ pin. For high gain settings, both the noise figure and the input IP3 will be low. From a noise figure point of view, it is advantageous to work as closely as possible to the maximum gain point. However, if the voltage at the $\mathrm{V}_{\text {CTRL }}$ pin is increased beyond the maximum gain point (where additional increase in control voltage does not give an increase in gain), the response time of the gain control circuit is increased. If control speed is crucial, a few dB of gain margin should be allowed from the highest gain point to be sure that at all temperatures, the maximum gain setting is not crossed. At low gain settings, the noise figure and the input IP3 will be high. Optionally, the control

## APPLLCATIONS INFORMATION

voltage $\mathrm{V}_{\text {CTRL }}$ can be set lower than 0.2 V . The normal range is from $\mathrm{V}_{\text {CTRL }}=0.2 \mathrm{~V}$ to 1.7 V , which results in a nominal gain range from 0.9 dB to 59 dB . The linear-in-dB gain relation with the $\mathrm{V}_{\text {CTRL }}$ voltage still holds for control voltages as low as -0.4 V . This results in an extended gain control range of -19.7 dB to 59 dB . The $\mathrm{V}_{\text {CTRL }}$ pin is a very sensitive input because of its high input impedance and therefore should be well shielded. Signal pickup on the $V_{\text {CTRL }}$ pin can lead to spurs and increased noise floor in the I/Q baseband outputs. It can degrade the linearity performance and it can cause asymmetry in the two-tone test. If control speed is not important, $1 \mu \mathrm{~F}$ bypass capacitors are recommended between $V_{\text {CTRL }}$ and ground.
A fast responding peak detector is connected to the VGA input, sensitive to signal levels above the signal levels where the VGA is operating in the linear range. It is active from -22 dBm up to 5 dBm IF input signal levels. The DC output voltage of this detector (IFDET) can be used by the baseband controller to quickly determine the presence of a strong input level at the desired channel, and adjust gain accordingly. Figure 3a shows the simplified circuit schematic of the IF DET output.

## I/Q Demodulators

The quadrature demodulators are double balanced mixers, down-converting the amplified IF signal from the VGA into I/Q baseband signals. The quadrature LO signals are generated internally from a double frequency external CW signal. The nominal output voltage of the differential I/Q baseband signals should be set to $0.8 \mathrm{~V}_{\text {p-p }}$ or lower, depending on the linearity requirements. The magnitudes of I and $Q$ are well matched and their phases are $90^{\circ}$ apart.

## Quadrature LO Generator

The quadrature LO generator consists of a divide-by-two circuit and LO buffers. An input signal (2xLO) with twice the desired IF signal frequency is used as the clock for the divide-by-two circuit, producing the quadrature LO signals for the demodulators. The outputs are buffered and then drive the down-converting mixers. With a fully differential approach, the quadrature LO signals are well matched. Second harmonic content (or higher order even harmonics) in the external $2 x L 0$ signal can degrade the $90^{\circ}$ phase shift between I and Q. Therefore, such content should be


Figure 3a. Simplified Circuit Schematic of the IF DET Output and Figure 3b. The 2xLO Inputs


Figure 4. 2xLO Input Matching Networks for 4a) Narrow Band Tuned to 570 MHz , 4b) Wide Band, 4c) Single-Ended Wide Band minimized. Figure 3b shows the simplified circuit schematic of the 2xLO inputs. Depending on the application, different $2 \times L 0$ input matching networks can be chosen. In Figure 4, three examples are given. The first network provides the best $2 x$ LO input sensitivity because it can boost up the $2 \times$ LO differential input signal using a narrow-band resonant approach. The second network gives a wide-band match, but the $2 \times L O$ input sensitivity is about 2 dB lower. The third network gives a simple and less expensive wideband match, but $2 x L 0$ input sensitivity drops by about 9 dB . The IF input sensitivity doesn't change significantly using either of the three $2 x L 0$ matching networks.

## Baseband Circuit

The baseband circuit consists of I/Q hard limiters (clippers), I/Q lowpass filters and I/Q output buffers. The hard limiter operates as a linear amplifier normally. However, if a high level input temporarily overloads the linear amplifier, then the circuit will limit symmetrically, which will help to prevent the filter and output buffer from overloading. This speeds up recovery from an overload event,

## APPLICATIONS INFORMATION

which can occur during the gain settling. It also helps to reduce the high frequency spectral content at the I/Q outputs during overload. The second order integrated lowpass filters are used for filtering the down-converted baseband signals for both the I channel and the Q channel. They serve as antialiasing and pulse-shaping filters. The I/Q filters are well matched in gain response and group delay. The 3 dB corner frequency is typically 8.8 MHz with a group delay ripple of 5 ns . The $\mathrm{I} / \mathrm{Q}$ outputs can drive $2 \mathrm{k} \Omega$ in parallel with a maximum capacitive loading of 10 pF , from all four pins to ground. The outputs are internally biased at $\mathrm{V}_{C C}-1.19 \mathrm{~V}$. Figure 5 shows the simplified output circuit schematic of the I channel or $Q$ channel.
The I/Q baseband outputs can be DC-coupled to the inputs of a baseband chip. For AC-coupled applications with large capacitors, the STBY pin can be used to pre-bias the outputs to nominal $\mathrm{V}_{C C}-1.19 \mathrm{~V}$ at much reduced current. This mode draws only 3.6 mA supply current. When the EN pin is then driven high ( $>1 \mathrm{~V}$ ), the chip is quickly switched to normal operating mode, avoiding the introduction of large charging time constants. Table 2 shows the logic of

Table 2. The Logic of Different Operating Modes

| EN | STBY | Comments |
| :--- | :--- | :--- |
| Low | Low | Shutdown Mode |
| Low | High | Standby Mode |
| High | Low or High | Normal Operation Mode |

the EN pin and STBY pin. In both normal operating mode and standby mode, the maximum discharging current is about $300 \mu \mathrm{~A}$, and the maximum charging current is more than 4 mA . In Figure 5 the simplified circuit schematic of the STBY (or EN) input is shown.


Figure 5. Simplified Circuit Schematic of I Channel (or Q Channel) Outputs and STBY (or EN) Input


Figure 6. Evaluation Circuit Schematic with I/Q Output Buffers

## APPLICATIONS INFORMATION



Figure 7. Component Side Silkscreen of Evaluation Board


Figure 9. Bottom Side Silkscreen of Evaluation Board


Figure 8. Component Side Layout of Evaluation Board


Figure 10. Bottom Side Layout of Evaluation Board

## APPLICATIONS INFORMATION



Figure 11. 2.4GHz to 2.5 GHz Receiver Application (RX IF = 280 MHz )

## PACKAGE DESCRIPTION

UF Package
16-Lead Plastic QFN ( $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ )
(Reference LTC DWG \# 05-08-1692)


1. DRAWING CONFORMS TO JEDEC PACKAGE OUTLINE MO-220 VARIATION (WGG
2. ALL DIMENSIONS ARE IN MILLIMETERS
3. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE

MOLD FLASH. MOLD FLASH IF IFRESENT, SHALL NOT EXCEED 0.15 mm ON ANY SIDE
4. EXPOSED PAD SHALL BE SOLDER PLATED

## RELATED PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :--- | :--- | :--- |
| LT5500 | 1.8GHz to 2.7GHz Receiver Front End | 1.8 V to 5.25V Supply, Dual-Gain LNA, Mixer |
| LT5502 | 400MHz Quadrature IF Demodulator with RSSI | 1.8 V to 5.25V Supply, 70MHz to 400MHz IF, 84dBm Limiting Gain, 90dB RSSI Range |
| LT5503 | 1.2 GHz to 2.7GHz Direct IQ Modulator and Mixer | 1.8 V to 5.25V Supply, Four Step RF Power Control, 120MHz Modulation Bandwidth |
| LT5504 | 800 MHz to 2.7GHz RF Measuring Receiver | 2.7 V to 5.25V Supply, 80dB Dynamic Range, Temperature Compensated |
| LTC5505 | RF Power Detectors with >40dB Dynamic Range | 2.7 V to 6V Supply, 300MHz to 3.5GHz, Temperature Compensated |
| LTC5507 | 100kHz to 1000MHz RF Power Detector | 2.7V to 6V Supply, 40dB Dynamic Range, Temperature Compensated |
| LT5511 | High Signal Level Upconverting Mixer | RF Output to 3GHz, 17dBm IIP3, Integrated L0 Buffer |
| LT5512 | High Signal Level Downconverting Mixer | DC-3GHz, 21dBm IIP3, Integrated L0 Buffer |

